Files
chrg/docs/Allegro.jrl
T
wrh 05309dfb41 一:增加了纹波滤波,当纹波板有电阻时打开辅助继电器应该为3帧过冲,使用五次过滤可以消除异常纹波
二、修改了负载启动的顺序,先开启辅助继电器使地相通,再开启D+D-继电器

feat: 发布V1.1.23版本,优化负载初始化继电器时序

- 更新所有头文件版本号至V1.1.21~V1.1.23,协议板固件版本更新为0x0127
- 新增纹波滤波相关宏定义与函数,实现继电器闭合后纹波过滤
- 调整负载初始化流程:先下发辅助继电器,等待回码后延迟30ms再打开北向继电器
- 优化D+/D-寄存器上位机显示单位,适配0.001V解析格式
- 补充YMODEM升级文档说明,完善传输校验与重发规则
- 清理冗余调试打印与Allegro工程日志文件
2026-09-14 15:13:20 +08:00

106 lines
3.4 KiB
Plaintext

\t (00:00:06) allegro 17.2 S079 Windows SPB 64-bit Edition
\t (00:00:06) Journal start - Fri Sep 11 15:37:07 2026
\t (00:00:06) Host=DESKTOP-5RA9F3K User=Adminuser Pid=13160 CPUs=20
\t (00:00:06) CmdLine= D:\Cadence\SPB_17.2\tools\bin\allegro.exe
\t (00:00:06)
(00:00:06) Loading axlcore.cxt
\t (00:00:06) Starting new design...
\i (00:00:07) trapsize 29310
\i (00:00:08) generaledit
\i (00:00:11) open
\i (00:00:12) fillin "HC_DFCD_Protocol_V3_0.brd"
\i (00:00:12) trapsize 1230
\i (00:00:12) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged unnamed
\t (00:00:12) Opening existing design...
\i (00:00:12) trapsize 2757
\d (00:00:12) Design opened: D:/HC-PMP-SW/Power_ControlPannel/MP_Control_sw_405/MP_SW_Chrg/chrg/docs/HC_DFCD_Protocol_V3_0.brd
\i (00:00:13) generaledit
\i (00:00:13) zoom out 1
\i (00:00:13) setwindow pcb
\i (00:00:13) zoom out 27.8998 58.3935
\i (00:00:13) trapsize 5515
\i (00:00:13) zoom out 1
\i (00:00:13) setwindow pcb
\i (00:00:13) zoom out 27.7896 58.0627
\i (00:00:13) trapsize 11030
\i (00:00:13) zoom out 1
\i (00:00:13) setwindow pcb
\i (00:00:13) zoom out 96.9925 57.6215
\i (00:00:13) trapsize 22060
\i (00:00:13) zoom out 1
\i (00:00:13) setwindow pcb
\i (00:00:13) zoom out 299.2792 77.8006
\i (00:00:13) trapsize 44119
\i (00:00:13) zoom out 1
\i (00:00:13) setwindow pcb
\i (00:00:13) zoom out 710.9119 236.1887
\i (00:00:13) trapsize 88239
\i (00:00:13) zoom out 1
\i (00:00:13) setwindow pcb
\i (00:00:13) zoom out 1546.5306 547.6707
\i (00:00:13) trapsize 176477
\i (00:00:14) zoom in 1
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom in 101.1838 -64.7046
\i (00:00:14) trapsize 88239
\i (00:00:14) zoom in 1
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom in 99.4190 -62.9398
\i (00:00:14) trapsize 44119
\i (00:00:14) zoom in 1
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom in 92.3600 -31.1739
\i (00:00:14) trapsize 22060
\i (00:00:14) zoom in 1
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom in 92.3600 -30.7327
\i (00:00:14) trapsize 11030
\i (00:00:14) zoom in 1
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom in 92.3600 -30.5121
\i (00:00:14) trapsize 5515
\i (00:00:15) drag_start grid 110.6695 -6.4671
\i (00:00:15) drag_stop 188.9811 -20.1441
\i (00:00:15) zoom out 1
\i (00:00:15) setwindow pcb
\i (00:00:15) zoom out 102.1765 2.3567
\i (00:00:15) trapsize 11030
\i (00:00:15) zoom out 1
\i (00:00:15) setwindow pcb
\i (00:00:15) zoom out 102.3972 1.6950
\i (00:00:15) trapsize 22060
\i (00:00:15) zoom out 1
\i (00:00:15) setwindow pcb
\i (00:00:15) zoom out 104.6031 47.3583
\i (00:00:15) trapsize 44119
\i (00:00:16) zoom in 1
\i (00:00:16) setwindow pcb
\i (00:00:16) zoom in -19.8131 37.6521
\i (00:00:16) trapsize 22060
\i (00:00:16) zoom in 1
\i (00:00:16) setwindow pcb
\i (00:00:16) zoom in -5.2538 42.5053
\i (00:00:16) trapsize 11030
\i (00:00:16) zoom in 1
\i (00:00:16) setwindow pcb
\i (00:00:16) zoom in -5.2537 42.7259
\i (00:00:16) trapsize 5515
\i (00:00:17) zoom in 1
\i (00:00:17) setwindow pcb
\i (00:00:17) zoom in 48.1306 62.4692
\i (00:00:17) trapsize 2757
\i (00:00:20) zoom in 1
\i (00:00:20) setwindow pcb
\i (00:00:20) zoom in 64.2893 72.1203
\i (00:00:20) trapsize 1379
\i (00:00:21) zoom out 1
\i (00:00:21) setwindow pcb
\i (00:00:21) zoom out 61.4492 70.2728
\i (00:00:21) trapsize 2757
\i (00:00:21) zoom out 1
\i (00:00:21) setwindow pcb
\i (00:00:21) zoom out 58.1402 66.3021
\i (00:00:21) trapsize 5515
\i (00:10:52) exit
\t (00:10:53) Journal end - Fri Sep 11 15:47:54 2026